linux-mips-fnet
[Top] [All Lists]
<prev [Date] next>
[Advanced]
 <prev [Thread] next>

Re: Indy SC bug

from [Ralf Baechle] [Permanent Link][Original]
To: linux@engr.sgi.com, linux-mips@fnet.fr, linux-mips@vger.rutgers.edu
Subject: Re: Indy SC bug
From: Ralf Baechle <ralf@gnu.org>
Date: Tue, 11 May 1999 01:00:18 +0200
In-reply-to: <19990510205640.A11145@thepuffingroup.com>; from Ulf Carlsson on Mon, May 10, 1999 at 08:56:40PM +0200
References: <19990510205640.A11145@thepuffingroup.com> 
On Mon, May 10, 1999 at 08:56:40PM +0200, Ulf Carlsson wrote:

> I've found a silly bug in the R4600SC caching routines. It wiped the
> whole cache at wrap arounds even if you just tried to write back two
> cache lines (for example the last cache line and the first cache
> line).
> 
> I can't understand how this bug has lasted so long in the
> kernel. Well, now that I've sorted it out, your R4600SC machine be A
> LOT faster.

The asm constraints are wrong as well, will commit a path.

  Ralf
[More with this subject...]
<Prev in Thread] Current Thread [Next in Thread>
Previous by Date:  Re: linux on sinix rm400, Florian Laws
Next by Date:  subscribe, Luke Alexander
Previous by Thread:  linux on sinix rm400, Jürgen Sandner
Next by Thread:  Re: Indy SC bug, Ulf Carlsson
Indexes:  [Date] [Thread] [Top] [All Lists]