| To: | linux-mips@fnet.fr, linux-mips@fnet.fr |
|---|---|
| Subject: | Re: Cascade interrupt |
| From: | bruce@pixar.com (Bruce Perens) |
| Date: | Tue, 21 May 96 09:27 PDT |
The 8259 has _three_ cascade inputs (0, 1, and 2) and a slave-master input
pin according to the "Microsoft Programmer's PC Sourcebook". Unfortunately,
they don't give the register description :-( . Thus, I think it might be at
least possible for a cascade interrupt to come up on another IRQ than 2 if
someone wires it that way.
Who is Intel's second-source for this chip? If you search for *8259* on
other manufacturers WWW pages (TI, Motorola, etc.) you might find it.
Thanks
Bruce
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: Cascade interrupt, Warner Losh |
|---|---|
| Next by Date: | Re: Cascade interrupt, Systemkennung Linux |
| Previous by Thread: | Re: Cascade interrupt, Systemkennung Linux |
| Next by Thread: | Re: Cascade interrupt, Systemkennung Linux |
| Indexes: | [Date] [Thread] [Top] [All Lists] |